Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - verilog uart

Search list

[VHDL-FPGA-Verilog] uart的verilog源代码

Description:

简化的uart设计：uart是一种广泛使用的串型数据传输协议，允许在串行链路上进行全双工通信。


Platform: | Size: 41472 | Author: yingkeli | Hits:

[Com Port] uart

Description: 串口通信的接收和发送数据的verilog编程，对每条语句有详细说明其实现的功能。
Platform: | Size: 484481 | Author: yiyi1223 | Hits:

[WinSock-NDIS] uart verilog

Description: 串口verilog UART,源码；串口verilog UART,源码
Platform: | Size: 6041 | Author: malesky@163.com | Hits:

[VHDL-FPGA-Verilog] cuart

Description: verilog编写的全功能串口-verilog programme of serial port
Platform: | Size: 5120 | Author: 刘陆陆 | Hits:

[VHDL-FPGA-Verilog] uart_verilog

Description: 包含UART口的VERILOG源程序，该程序在FPGA上验证通过，可作为芯片设计，或FPGA设计的一个完整IP核，硬件设计的兄弟们可参考一下。-include UART port of VERILOG source, the program tested in FPGA, as chip design, or FPGA design of a complete IP cores, hardware design brothers can make reference.
Platform: | Size: 9216 | Author: 施向东 | Hits:

[Com Port] uart_verilog_v1

Description: uart d的verilog 程序，可以实现普通串口功能-UART d Verilog procedures can be achieved ordinary serial port function
Platform: | Size: 5120 | Author: 梁启 | Hits:

[Com Port] verilog_UART

Description: UART verilog hdl 实现-UART Verilog HDL achieve
Platform: | Size: 3072 | Author: | Hits:

[VHDL-FPGA-Verilog] Altera_uart_Verilog

Description: FPGA/CPLD应用,uart的Verilog HDL原码-FPGA/CPLD applications, UART Verilog HDL source
Platform: | Size: 10240 | Author: cyberworm | Hits:

[Other] uartvhrilog

Description: This Verilog HDL description implements a UART.
Platform: | Size: 3072 | Author: chenhe | Hits:

[Software Engineering] m16550a_verilog_rtl

Description: mentor UART IP verilog源码 以通过验证.-mentor UART IP verilog source to the test.
Platform: | Size: 25600 | Author: cray | Hits:

[VHDL-FPGA-Verilog] uart_verilog

Description: uart串行口,用Verilog编写的.供大家参考-uart serial port, using Verilog prepared. For your reference
Platform: | Size: 10240 | Author: lfy | Hits:

[VHDL-FPGA-Verilog] uart_regs

Description: 此程序为串行通信程序,采用verilog语言编写的,经过仿真验证已经通过.-This procedure for the serial communication procedures, the use of Verilog language, after simulation has been adopted.
Platform: | Size: 776192 | Author: 江 | Hits:

[VHDL-FPGA-Verilog] UART

Description: uart 的verilog源码，希望对大家有用！(UART Verilog source hope useful for all!)
Platform: | Size: 1024 | Author: qcleo | Hits:

[VHDL-FPGA-Verilog] uart

Description: UART的串口程序，收发功能都已实现，直接可用(UART serial procedures, transceiver functions have been achieved, directly available)
Platform: | Size: 2048 | Author: 上腾娱乐 | Hits:

[VHDL-FPGA-Verilog] verilog uart v1.0

Description: 基于Verilog语言写的UART模块，非常实用，可以参考，希望共同进步(Based on the Verilog language to write the UART module, very practical, you can refer to, hope to make progress together)
Platform: | Size: 2847744 | Author: 骑士1234 | Hits:

[VHDL-FPGA-Verilog] uart

Description: 用Verilog实现FPGA的uart的串行通信功能，并附有testbench(The serial communication function of FPGA of UART is realized with Verilog, and Testbench is attached)
Platform: | Size: 308224 | Author: 怪了个乖 | Hits:

[VHDL-FPGA-Verilog] uart

Description: FPGA Verilog设计UART通讯程序(UART communication code with Verilog in FPGA)
Platform: | Size: 117760 | Author: gq_zhou | Hits:

[VHDL-FPGA-Verilog] UART

Description: 本人用verilog编写的UART协议，经测试可用。(I am prepared to use verilog UART protocol, the test is available.)
Platform: | Size: 517120 | Author: chenpeiweiweiwei | Hits:

[Other] uart_fifo_n

Description: verilog 带fifo的串口收发模块(verilog uart with fifo)
Platform: | Size: 7583744 | Author: yxsheron | Hits:

[VHDL-FPGA-Verilog] uart

Description: UART接口的基于FPGA芯片，用Verilog语言实现，在quartus上操作(UART interface is implemented by FPGA)
Platform: | Size: 3961856 | Author: 恰同学少年111 | Hits:
« 1 2 34 5 6 7 8 9 10 ... 32 »

CodeBus www.codebus.net